

1.54 inch E-paper Display Series WAA0154A2AAA4NXXX000



Product Specifications

Customer	Standard
Description	1.54" E-PAPER DISPLAY
Model Name	WAA0154A2AAA4NXXX000
Date	2024/09/03
Revision	1.0

D	esign Engineerir	ng
Approval	Check	Design

WINSTAR Display 2/37 1.54 inch Series



CONTENTS

1. Over View	4
2. Features	4
3. Mechanical Specifications	4
4. Mechanical Drawing of EPD module	5
5. Input /Output Pin Assignment	6
6. Command Table	8
7. Electrical Characteristics	20
8. Optical Specifications	26
9. Typical Application Circuit	27
10. Matched Development Kit	28
11. Reliability test	29
12. Typical Operating Sequence	3(
13. Inspection method and condition	31
14. Handling, Safety and Environment Requirements	35
15. Packaging	36
16. Precautions	37



1. Over View

WAA0154A2AAA4NXXX000 is a TFT active matrix electrophoretic display with front light. The 1.54" active area contains 200×200 pixels, and has 1-bit black/white full display capabilities. An integrated circuit contains gate buffer, source buffer, interface, timing control logic, oscillator, DC-DC, SRAM, LUT, VCOM and border are supplied with each panel.

2.Features

- High contrast
- High reflectance
- Ultra wide viewing angle
- Ultra low power consumption
- Pure reflective mode
- Bi-stable
- Commercial temperature range
- Landscape, portrait mode
- Antiglare hard-coated front-surface
- Low current sleep mode
- On chip display RAM
- Serial peripheral interface available
- On-chip oscillator
- On-chip booster and regulator control for generating VCOM, Gate and source driving voltage
- I2C Signal Master Interface to read external temperature sensor
- Available in COG package IC thickness 300um
- With capacitive touch panel-FT6336U, Channel number 14
- Touch panel operating voltage: 3.3V


3. Mechanical Specifications

Parameter	Specifications	Unit	Remark
Screen Size	1.54	Inch	
Display Resolution	200(H)×200(V)	Pixel	Dpi:184
Active Area	27.0(H)×27.0(V)	mm	
Pixel Pitch	0.14×0.14	mm	
Pixel Configuration	Square		
Outline Dimension	31.80(H)×37.32(V) ×1.85(D)	mm	
Weight	3.15±0.5	g	

WINSTAR Display 4/37 1.54 inch Series



4. Mechanical Drawing of EPD module



WINSTAR Display 5/37 1.54 inch Series



5. Input /Output Pin Assignment

No.	Name	I/O	Description	Remark
1	NC		Do not connect with other NC pins	Keep Open
2	GDR	О	N-Channel MOSFET Gate Drive Control	
3	RESE	I	Current Sense Input for the Control Loop	
4	NC	NC	Do not connect with other NC pins	Keep Open
5	VSH2	С	Positive Source driving voltage(Red)	
6	TSCL	О	I ² C Interface to digital temperature sensor Clock pin	
7	TSDA	I/O	I ² C Interface to digital temperature sensor Data pin	
8	BS1	I	Bus Interface selection pin	Note 5-5
9	BUSY	О	Busy state output pin	Note 5-4
10	RES#	I	Reset signal input. Active Low.	Note 5-3
11	D/C#	I	Data /Command control pin	Note 5-2
12	CS#	Ι	Chip select input pin	Note 5-1
13	SCL	I	Serial Clock pin (SPI)	
14	SDA	I	Serial Data pin (SPI)	
15	VDDIO	P	Power Supply for interface logic pins It should be connected with VCI	
16	VCI	P	Power Supply for the chip	
17	VSS	P	Ground	
18	VDD	С	Core logic power pin VDD can be regulated internally from VCI. A capacitor should be connected between VDD and VSS	
19	VPP	P	FOR TEST	
20	VSH1	С	Positive Source driving voltage	
21	VGH	С	Power Supply pin for Positive Gate driving voltage and VSH1	
22	VSL	C	Negative Source driving voltage	
23	VGL	С	Power Supply pin for Negative Gate driving voltage VCOM and VSL	
24	VCOM	C	VCOM driving voltage	

WINSTAR Display 6/37 1.54 inch Series



Note 5-1: This pin (CS#) is the chip select input connecting to the MCU. The chip is enabled for MCU communication only when CS# is pulled Low.

Note 5-2: This pin (D/C#) is Data/Command control pin connecting to the MCU. When the pin

is pulled High, the data will be interpreted as data. When the pin is pulled Low, the data will be interpreted as command.

Note 5-3: This pin (RES#) is reset signal input. The Reset is active low.

Note 5-4: This pin (BUSY) is Busy state output pin. When Busy is Low, the operation of chip should not be interrupted and any commands should not be issued to the module. The driver IC will put Busy pin

Low when the driver IC is working such as:

Outputting display waveform; or

Communicating with digital temperature sensor

Note 5-5: This pin (BS1) is for 3-line SPI or 4-line SPI selection. When it is "Low", 4-line SPI is selected. When it is "High", 3-line SPI (9 bits SPI) is selected. Please refer to below Table.

BS1 State	MCU Interface
L	4-lines serial peripheral interface(SPI) - 8 bits SPI
Н	3- lines serial peripheral interface(SPI) - 9 bits SPI

WINSTAR Display 7/37 1.54 inch Series



6. Command Table

Com	Description Description															
			D7	D6	D5	D4	D3	D2	D1	D0	Command	Descripti	on			
0	0	01	0	0	0	0	0	0	0	1	Driver Output control	Gate setti	ng			
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		A[8:0]= C	7h [POR]	200 MUX	(
0			0	_	0							MUX Gat	e lines set	tting as (A	[8:0] + 1).	
0	1		0 0	0 0		0 0	0 0	0 B ₂	0 B ₁	A ₈ B ₀		B[2:0] = 0 Gate scar B[2]: GD Selects th GD=0 [PC G0 is the output see GD=1, G1 is the output see B[1]: SM Change s SM=0 [PC G0, G1, G interlaced SM=1,	oo [POR] nning sequence is 1st gate of the control	out Gate butput cha G0,G1, G butput cha G1, G0, C	nnel, gate i2, G3, nnel, gate 33, G2,	tte
														from G0 G199 to G		
0	0	03	0	0	0	0	0	0	1	1	Gate Driving voltage	Set Gate	drivina vo	Itage		
0	1	123/80	0	0	0	A ₄	A ₃	A ₂	A ₁	Ao	Control	A[4:0] = 0	0h [POR]			
														0V to 20V		
												A[4:0]	VGH	A[4:0]	VGH	
												00h	20	0Dh	15	
												03h 04h	10 10.5	0Eh 0Fh	15.5 16	
												05h	10.5	10h	16.5	
												06h	11.5	11h	17	
												07h	12	12h	17.5	
												08h	12.5	13h	18	
												07h	12.3	14h	18.5	
												08h	12.5	15h	19	
												09h	13	16h	19.5	
												0Ah	13.5	17h	20	
												0Bh	14	Other	NA NA	
												0Ch	14.5	0,1101	13/3	
												- 5011	17.0			
				-								-1.5				

WINSTAR Display 8/37 1.54 inch Series



Com	man	d Tal	ole											
_	D/C#		D7	D6	D5	D4	D3	D2	D1	D0	Comn	nand		Description
0	0	04	0	0	0	0	0	1	0	0	Source	e Driving	voltage	Set Source driving voltage
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	Ao	Contro		-	A[7:0] = 41h [POR], VSH1 at 15V
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	Bo				B[7:0] = A8h [POR], VSH2 at 5V.
0	1		C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	Co				C[7:0] = 32h [POR], VSL at -15V Remark: VSH1>=VSH2
A[7	/B[7]	= 1,	Sec.			2000	- S. S.	1-28 (1)	0.000	7] = 0),			C[7] = 0,
VSI	11/VS		oltag	je se	tting	from	2.4V	VS	SH1/\			e setting	from 9V	
1	.8V B[7:0]	Ven	1/VSH2	A /F	817-01	Ven4	/VSH2	_	17V A/B[7:0]	1 1/2	H1/VSH2	A /B17-02	VSH1/VSH	017.01
	8Eh	_	1/VSH2 2.4	_	[7:0] (Fh	_	.7	Ľ	23h	VS	9	A/B[7:0] 3Ch	14	C[7:0] VSL 0Ah -5
	8Fh	_	2.5		80h		.8		24h		9.2	3Dh	14.2	0Ch -5.5
_	90h 91h	_	2.6	-	31h 32h	_	.9	\vdash	25h 26h	+	9.4	3Eh 3Fh	14.4 14.6	0Eh -6
_	92h	+	2.8	+	33h	6			27h		9.8	40h	14.8	10h -6.5 12h -7
_	93h 94h		3	_	84h 85h	-	.2	 	28h 29h	+	10.2	41h 42h	15 15.2	12th -7 14h -7.5
I	95h	-	3.1	_	86h	_	.4		2Ah		10.4	43h	15.4	16h -8
_	96h	_	3.2	_	87h	_	.5		2Bh		10.6	44h	15.6	18h -8.5
_	97h 98h	_	3.3	_	88h 89h	6	.6	\vdash	2Ch 2Dh	+	10.8	45h 46h	15.8 16	1Ah -9 1Ch -9.5
_	99h	_	3.5	_	Ah	_	.8		2Eh		11.2	47h	16.2	1Eh -10
-	9Ah 9Bh	- 2	3.6	_	Bh Ch	_	.9 7	\vdash	2Fh 30h	+	11.4	48h 49h	16.4 16.6	20h -10.5
-	9Ch	_	3.8	-	Dh	-	.1		31h	\pm	11.8	49h 4Ah	16.8	22h -11
_	9Dh	_	3.9	-	Eh	_	.2		32h		12	4Bh	17	24h -11.5
_	9Eh 9Fh	_	4.1	_	SFh COh	_	.4	-	33h 34h	+	12.2	Other	NA	26h -12 28h -12.5
	A0h	4.2 C1h 7.5		.5		35h		12.6			2Ah -13			
_	A1h	4.3 C2h 4.4 C3h		_	.6		36h	-	12.8			2Ch -13.5		
I -	A2h A3h	_	4.4	_	3h 3h	_	.8		37h 38h	+	13.2			2Eh -14
	A4h	12	4.6	C	5h	7	.9		39h		13.4			30h -14.5 32h -15
_	A5h A6h	_	4.7 4.8	-	6h 7h	8	.1	\vdash	3Ah 3Bh	+	13.6 13.8			34h -15.5
1 2	A7h	1	4.9	_	28h	_	.2		CON		10.0	3		36h -16
 	A8h	_	5	-	9h	_	.3							38h -16.5
_	A9h AAh	_	5.1	_	Ah Bh	_	.4							3Ah -17 Other NA
S	ABh	_	5.3	-	Ch	_	.6							OUTO NA
_	ACh ADh	_	5.4	_	Dh Eh	_	.7							
□ 	AEh	+	5.6	_	ther	-	IA.							
-	<u> </u>			(40)				7=1	-	Na N		A 10 1100 - 10	220 S	<u> </u>
0	0	80	0	0	0	0	1	0	0	0		Code Set Program	tting	Program Initial Code Setting
											OIFF	rogiaili		The command required CLKEN=1.
														Refer to Register 0x22 for detail.
														BUSY pad will output high during
										,				operation.
0	0	09	0	0	0	0	1	0	0	1	Write	Register	for Initial	Write Register for Initial Code Setting
0	1	55	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	Ao		Setting	. J. milital	Selection
0	1		100	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	Bo	econd algebra			A[7:0] ~ D[7:0]: Reserved
455			B ₇	2000	2.19	- //	[- m]	-	0.000	10000	-			Details refer to Application Notes of Initial
0	1		C ₇	C ₆	C ₅	C ₄	Сз	C ₂	C ₁	Co	-			Code Setting
0	1		D ₇	D ₆	D ₅	D ₄	Dз	D ₂	D ₁	D ₀				
0	0	0.4	0	0	0	0	4	0	4	0	Dood	Dogists-	for Initial	Pood Pogistor for Initial Code Setting
0	0	0A	0	0	0	0	1	0	1	0		Setting	ior mitial	Read Register for Initial Code Setting
											Code	County		
<u> </u>						L								

WINSTAR Display 9/37 1.54 inch Series



_	THE OWNER OF THE OWNER OWNER OF THE OWNER OWNE	d Tal	A SHARES	- P.	D.C.	D.	D2	- DO	D.	D.C	C	D
ARREST C	D/C#	I SANSON N	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	0C	0	0	0	0	1	1	0	0	Booster Soft start Control	Booster Enable with Phase 1, Phase 2 and Phase for soft start current and duration setting.
0	1		1	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	Control	I III
0	1		1	B ₆	B ₅	B ₄	Вз	B ₂	B ₁	Bo		A[7:0] -> Soft start setting for Phase1 = 8Bh [POR]
0	1		1	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀		B[7:0] -> Soft start setting for Phase2
0	1		0	0	D ₅	D ₄	D ₃	D ₂	D ₁	Do		= 9Ch [POR] C[7:0] -> Soft start setting for Phase3
												= 96h [POR] D[7:0] -> Duration setting
												= 0Fh [POR]
												Bit Description of each byte: A[6:0] / B[6:0] / C[6:0]:
												Driving Strength
												Selection
												000 1(Weakest) 001 2
												1993.550 1994 1994.1999
												010 3
												100 5
												101 6
												110 7
												111 8(Strongest)
												Bit[3:0] Min Off Time Setting of GDR [Time unit]
												0000
												0011 NA
												0100 2.6
												0101 3.2
												0110 3.9
												0111 4.6
												1000 5.4
												1001 6.3
												1010 7.3
												1011 8.4
												1100 9.8
												1101 11.5
												1110 13.8
												1111 16.5
												D[5:0]: duration setting of phase D[5:4]: duration setting of phase 3 D[3:2]: duration setting of phase 2 D[1:0]: duration setting of phase 1 Bit[1:0] Duration of Phase [Approximation]
												00 10ms
												01 20ms
												10 30ms
												11 40ms
0	0	10	0	0	0	1	0	0	0	0 [eep Sleep mode	Deep Sleep mode Control:
0	1		0	0	0	0	0	0	-	Ao		A[1:0]: Description
									2	8		00 Normal Mode [POR]
												01 Enter Deep Sleep Mode 1
												11 Enter Deep Sleep Mode 2
												After this command initiated, the chip wi
												enter Deep Sleep Mode, BUSY pad will
												keep output high.
												Remark:
												To Exit Deep Sleep mode, User required
						- 1						to send HWRESET to the driver

WINSTAR Display 10/37 1.54 inch Series



	man											
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	14	0	0	0	1	0	1	0	0	HV Ready Detection	HV ready detection A[7:0] = 00h [POR] The command required CLKEN=1 and ANALOGEN=1. Refer to Register 0x22 for detail. After this command initiated, HV Ready detection starts. BUSY pad will output high during detection. The detection result can be read from the Status Bit Read (Command 0x2F).
0	1		0	A ₆	A5	A ₄	0	A ₂	A ₁	Ao		A[6:4]=n for cool down duration: 10ms x (n+1) A[2:0]=m for number of Cool Down Loop to detect. The max HV ready duration is 10ms x (n+1) x (m) HV ready detection will be trigger after each cool down time. The detection will be completed when HV is ready. For 1 shot HV ready detection, A[7:0] can be set as 00h.
0	0	15	0	0	0	1	0	1	0	1	VCI Detection	VCI Detection
0	1		0	0	0	0	0	A2	A ₁	Ao	VOI BELEGIIGII	A[2:0] = 100 [POR] , Detect level at 2.3V A[2:0] : VCI level Detect A[2:0] VCI level 011 2.2V 100 2.3V 101 2.4V 111 2.6V Other NA The command required CLKEN=1 and ANALOGEN=1 Refer to Register 0x22 for detail. After this command initiated, VCI detection starts. BUSY pad will output high during detection. The detection result can be read from the Status Bit Read (Command 0x2F).
0	0	18	0	0	0	1	1	0	0	0	Temperature Sensor	Temperature Sensor Selection
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	Control	A[7:0] = 48h [POR], external temperatrure sensor A[7:0] = 80h Internal temperature sensor
0	0	1A	0	0	0	1	1	0	1	0	Temperature Sensor	Write to temperature register.
0	1		A ₁₁	A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	Control (Write to temperature register)	A[11:0] = 7FFh [POR]
0	1		A ₃	A ₂	A ₁	Ao	0	0	0	0	temperature register)	
0	0	1B	0	0	0	1	1	0	1	1	Temperature Sensor	Read from temperature register.
1	1	-	A ₁₁	A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	Control (Read from	The second state of the se
1	1		Аз	A ₂	A ₁	Ao	0	0	0	0	temperature register)	
0	0	12	0	0	0	1	0	0	1	0	SW RESET	It resets the commands and parameters to their S/W Reset default values except R10h-Deep Sleep Mode During operation, BUSY pad will output high. Note: RAM are unaffected by this command.

WINSTAR Display 11/37 1.54 inch Series



	man D/C#	Contract of the		DC	Dr	D.4	Da	Da	D4	ъ.	0	D
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	1C	0	0	0	1	1	1	0	0	Temperature Sensor	Write Command to External temperature
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	Control (Write Command	sensor.
0	1		B ₇	B ₆	B ₅	B ₄	Вз	B ₂	Bı	Bo	to External temperature sensor)	A[7:0] = 00h [POR], B[7:0] = 00h [POR],
0	1		C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	Co	oonico.,	C[7:0] = 00h [POR],
												A[7:6] A[7:6] Select no of byte to be sent 00 Address + pointer 01 Address + pointer + 1st parameter 10 Address + pointer + 1st parameter + 2nd pointer 11 Address A[5:0] - Pointer Setting B[7:0] - 1st parameter C[7:0] - 2nd parameter The command required CLKEN=1. Refer to Register 0x22 for detail. After this command initiated, Write Command to external temperature sensor starts. BUSY pad will output high during operation.
0	0	20	0	0	1	0	0	0	0	0	Master Activation	Activate Display Update Sequence
												The Display Update Sequence Option is located at R22h.
												BUSY pad will output high during operation. User should not interrupt this operation to avoid corruption of panel images.
0	0	21	0	0	1	0	0	0	0	1	Display Undata Central	DAM content entire for Dienlay Undete
0	1	21	0 A ₇	0 A ₆	1 A ₅	0 A ₄	0 A ₃	0 A ₂	0 A ₁	1 A ₀	Display Update Control	RAM content option for Display Update A[7:0] = 00h [POR] B[7:0] = 00h [POR]
												A[7:4] Red RAM option
												0000 Normal 0100 Bypass RAM content as 0
												1000 Inverse RAM content
												AND OLD DAME.
												A[3:0] BW RAM option 0000 Normal
												0100 Bypass RAM content as 0
												1000 Inverse RAM content
0	0	11	0	0	0	1	0	0	0	1	Data Entry mode setting	Define data entry sequence A[2:0] = 011 [POR]
0	1		0	0	0	0	0	A ₂	A ₁	Ao		A[2.0] = 011 [FOR]
												A [1:0] = ID[1:0] Address automatic increment / decrement setting The setting of incrementing or decrementing of the address counter can be made independently in each upper and lower bit of the address. 00 —Y decrement, X decrement, 01 —Y decrement, X increment, 11 —Y increment, X increment [POR] A[2] = AM Set the direction in which the address counter is updated automatically after data are written to the RAM. AM= 0, the address counter is updated in the X direction. [POR] AM = 1, the address counter is updated in the Y direction.

WINSTAR Display 12/37 1.54 inch Series



Desirate de la constitución de l	man	and the local division in which the							110		T=	12				
/W#	D/C#	ine seeming	301000	D6	D5	D4	D3	D2	D1	D0	Command	Description				
0	1	22	0 A ₇	0 A ₆	1 A ₅	0 A ₄	0 A ₃	0 A ₂	1 A ₁	0 A ₀	Display Update Control 2	Display Update Sequence Opt Enable the stage for Master Ac A[7:0]= FFh (POR)				
												Operating sequence	Parameter (in Hex)			
												Enable clock signal	80			
												Disable clock signal	01			
												Enable clock signal → Enable Analog	C0			
												Disable Analog → Disable clock signal	03			
						Enable clock signal → Load LUT with DISPLAY Mode 1 → Disable clock signal	91									
												Enable clock signal → Load LUT with DISPLAY Mode 2 → Disable clock signal	99			
												Enable clock signal → Load temperature value → Load LUT with DISPLAY Mode 1 → Disable clock signal	B1			
															Enable clock signal → Load temperature value → Load LUT with DISPLAY Mode 2 → Disable clock signal	В9
												Enable clock signal → Enable Analog → Display with DISPLAY Mode 1 → Disable Analog → Disable OSC	C7			
													Enable clock signal → Enable Analog → Display with DISPLAY Mode 2 → Disable Analog → Disable OSC	CF		
													Enable clock signal → Enable Analog → Load temperature value → DISPLAY with DISPLAY Mode 1 → Disable Analog → Disable OSC	F7		
												Enable clock signal → Enable Analog → Load temperature value → DISPLAY with DISPLAY Mode 2 → Disable Analog → Disable OSC	FF			
0	0	24	0	0	1	0	0	1	0	0	Write RAM (Black White / RAM 0x24	After this command, data entric written into the BW RAM until a command is written. Address p advance accordingly	another			
												For Write pixel: Content of Write RAM(BW) = For Black pixel: Content of Write RAM(BW) =				

WINSTAR Display 13/37 1.54 inch Series



Com	man	d Ta	ble									
	D/C#			D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	26	0	0	1	0	0	1	1	0	Write RAM (RED) / RAM 0x26	After this command, data entries will be written into the RED RAM until another command is written. Address pointers will advance accordingly. For Red pixel:
,					,							Content of Write RAM(RED) = 1 For non-Red pixel [Black or White]: Content of Write RAM(RED) = 0
0	0	27	0	0	1	0	0	1	1	1	Read RAM	After this command, data read on the MCU bus will fetch data from RAM. According to parameter of Register 41h to select reading RAM0x24/ RAM0x26, until another command is written. Address pointers will advance accordingly.
												The 1st byte of data read is dummy data.
0	0	28	0	0	1	0	1	0	0	0	VCOM Sense	Enter VCOM sensing conditions and hold for duration defined in 29h before reading VCOM value. The sensed VCOM voltage is stored in register The command required CLKEN=1 and ANALOGEN=1 Refer to Register 0x22 for detail.
												BUSY pad will output high during operation.
102									T 33			To the second se
0	0	29	0	0	0	0	1 A ₃	0 A ₂	0 A ₁	1 A ₀	VCOM Sense Duration	Stabling time between entering VCOM sensing mode and reading acquired.
J			U	1	U	V	A3	A 2	Aı	Ao		A[3:0] = 9h, duration = 10s. VCOM sense duration = (A[3:0]+1) sec
0	0	2A	0	0	1	0	1	0	1	0	Program VCOM OTP	Program VCOM register into OTP
		_,	J	J							riogram voom on	The command required CLKEN=1. Refer to Register 0x22 for detail.
												BUSY pad will output high during operation.
0	0	2B	0	0	1	0	1	0	1	1	Write Register for VCOM	This command is used to reduce glitch
0	1	_	0	0	0	0	0	1	0	0	Control	when ACVCOM toggle. Two data bytes
0	1	8 8	0	1	1	0	0	0	1	1	-	D04h and D63h should be set for this command.

WINSTAR Display 14/37 1.54 inch Series



	man		D7	D6	D5	D4	D3	D2	D1	DO	Command	Descript	tion			
		_		-								-			IOI I tale of	
0	1	2C	0 A ₇	0 A ₆	1 A ₅	0 A ₄	1 A ₃	1 A ₂	0 A ₁	0 A ₀	Write VCOM register		OM regist 00h [POR]		ICU interface	
												A[7:0]	VCOM	A[7:0]	VCOM	
												08h	-0.2	44h	-1.7	
												0Ch	-0.3	48h	-1.8	
												10h	-0.4	4Ch	-1.9	
												14h	-0.5	50h	-2	
												18h	-0.6	54h	-2.1	
												1Ch	-0.7	58h	-2.2	
												20h	-0.8	5Ch	-2.3	
												24h	-0.9	60h	-2.4	
												28h	-1	64h	-2.5	
												2Ch	-1.1	68h	-2.6	
												30h	-1.2	6Ch	-2.7	
												34h	-1.3	70h	-2.8	
												38h	-1.4	74h	-2.9	
												3Ch	-1.5	78h	-3	
												40h	-1.6	Other	NA	
									70 - 5		0	- 100 - 100		7.		
0	0	2D	0	0	1	0	1	1	0	1	OTP Register Read for	Read R	ead Register for Display Option:			
1	1		A ₇	A ₆	A ₅	A4	Аз	A ₂	A ₁	Ao	Display Option	SCHOOL WINDS DIST				
1	1		B ₇	B ₆	B ₅	B ₄	Вз	B ₂	B ₁	Bo			:0]: VCOM OTP Selection mmand 0x37, Byte A)			
1	1		C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	Co		(Comm	and UX37,	Byte A)		
1	1		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀		B[7:0]-	VCOM Re	aister		
1	1		E ₇	E ₆	E ₅	E ₄	E ₃	E ₂	E ₁	E ₀			and 0x2C)			
-			100		-	0 07 /						1/2 man engles (1 mm)	eternoesis andri i sussiti			
1	1		F ₇	F ₆	F ₅	F ₄	F ₃	F ₂	F ₁	F ₀			G[7:0]: Dis			
1	1		G ₇	G ₆	G ₅	G ₄	G ₃	G ₂	G ₁	G ₀			and 0x37,	Byte B to	Byte F)	
1	1		H ₇	H ₆	H ₅	H ₄	Нз	H ₂	H ₁	Ho		[5 bytes	5]			
1	1		17	16	15	14	13	12	11	lo		H[7:0]~	K[7:0]: Wa	veform V	ersion	
1	1		J ₇	J ₆	J_5	J ₄	J ₃	J_2	J ₁	Jo		(Comm	and 0x37,			
1	1		K ₇	K ₆	K ₅	K ₄	Кз	K ₂	K ₁	Ko		[4 bytes	5]			
												277				
0	0	2E	0	0	1	0	1	1	1	0	User ID Read				ed in OTP:	
1	1		A ₇	A ₆	A ₅	A ₄	Аз	A ₂	A ₁	Ao				rID (R38,	Byte A and	
1	1		B ₇	B ₆	B ₅	B ₄	Вз	B ₂	B ₁	Bo		Byte J)	[10 bytes]			
1	1		C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	Co						
1	1		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	Do						
1	1		E ₇	E ₆	E ₅	E ₄	E ₃	E ₂	E ₁	E ₀						
200			10000	2012	5504	Total Control	2000	100%	-	10000						
1	1		F ₇	F ₆	F ₅	F ₄	F ₃	F ₂	F ₁	F ₀						
1	1		G ₇	G ₆	G ₅	G ₄	G ₃	G ₂	G ₁	G ₀						
1	1		H ₇	H ₆	H ₅	H ₄	Нз	H ₂	H ₁	H₀						
1	1		17	l 6	15	I ₄	l ₃	12	l ₁	lo						
1	1		J ₇	J ₆	J ₅	J_4	Jз	J ₂	J ₁	Jo						

WINSTAR Display 15/37 1.54 inch Series



	man											
	D/C#	21-05	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	1	2F	0	0	As	0 A ₄	0	0	1 A ₁	A _o	Status Bit Read	Read IC status Bit [POR 0x01] A[5]: HV Ready Detection flag [POR=0] 0: Ready 1: Not Ready A[4]: VCI Detection flag [POR=0] 0: Normal 1: VCI lower than the Detect level A[3]: [POR=0] A[2]: Busy flag [POR=0] 0: Normal 1: BUSY A[1:0]: Chip ID [POR=01] Remark: A[5] and A[4] status are not valid after RESET, they need to be initiated by command 0x14 and command 0x15 respectively.
0	0	20	0	0	A	а	0	0	0	_	Drogram WC OTD	Drawan OTD of Wassafarra Catting
0	0	30	0	0	1	1	0	0	0	0	Program WS OTP	Program OTP of Waveform Setting The contents should be written into RAM before sending this command. The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation.
0	0	31	0	0	1	1	0	0	0	1	Load WS OTP	Load OTP of Waveform Setting
A 100	50	2000		s 183	Vis.	. 92	100	\$500 A		297		The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation.
0	0	32	0	0	1	1	0	0	1	0	Write LUT register	Write LLIT register from MCLL interface
0	1	52	0 A ₇	A ₆	A ₅	1 A ₄	A ₃	A ₂	1 A ₁	0 A ₀	Write LUT register	Write LUT register from MCU interface [153 bytes], which contains the content of
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	Bo	-	VS[nX-LUTm], TP[nX], RP[n], SR[nXY],
0	1								<u> </u>			and FR[n] Refer to Session 6.7 WAVEFORM
0	1		•					•	•	8		SETTING
-												
0	0	34	0	0	1	1	0	1	0	0	CRC calculation	CRC calculation command For details, please refer to SSD1681 application note. BUSY pad will output high during operation.
0	0	35	0	0	1	1	0	1	0	1	CRC Status Read	CRC Status Read
	1		A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₉	A ₈		A[15:0] is the CRC read out value
1	1		A ₇	A 6	A5	A ₄	Аз	A ₂	A ₁	Ao	-	

WINSTAR Display 16/37 1.54 inch Series



0000-0010	D/C#	d Ta	D7	De	DE	D4	D2	Da	D4	DO	Command	Description
		2.47.00		D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	36	0	0	1	1	0	1	1	0	Program OTP selection	Program OTP Selection according to the OTP Selection Control [R37h and R38h]
												The command required CLKEN=1. Refer to Register 0x22 for detail.
												BUSY pad will output high during
												operation.
0	0	37	0	0	1	1	0	1	1	1		Write Register for Display Option
0	1		A ₇	0	0	0	0	0	0	0	Option	A[7] Spare VCOM OTP selection
0	1		B ₇	B ₆	B ₅	B ₄	Вз	B ₂	B ₁	B ₀		0: Default [POR] 1: Spare
0	1		C ₇	C ₆	C ₅	C ₄	Сз	C ₂	C ₁	Co		n. Spars
0	1		D ₇	D ₆	D ₅	D ₄	Dз	D ₂	D ₁	Do		B[7:0] Display Mode for WS[7:0]
0	1		E ₇	E ₆	E ₅	E ₄	E ₃	E ₂	E ₁	E ₀		C[7:0] Display Mode for WS[15:8] D[7:0] Display Mode for WS[23:16]
0	1		0	F ₆	0	0	F ₃	F ₂	F ₁	Fo		E[7:0] Display Mode for WS[31:24]
0	1		G ₇	G ₆	G ₅	G ₄	G ₃	G ₂	G ₁	G₀		F[3:0 Display Mode for WS[35:32]
0	1		H ₇	H ₆	H ₅	H ₄	Нз	H ₂	H ₁	H₀		0: Display Mode 1 1: Display Mode 2
0	1		17	16	15	14	l ₃	12	11	I ₀		1. Display Mode 2
0	1		J_7	J 6	J_5	J ₄	J ₃	J_2	J ₁	Jo		F[6]: PingPong for Display Mode 2
												0: RAM Ping-Pong disable [POR] 1: RAM Ping-Pong enable
												G[7:0]~J[7:0] module ID /waveform version.
												Remarks:
												1) A[7:0]~J[7:0] can be stored in OTP 2) RAM Ping-Pong function is not support for Display Mode 1
										<u> </u>		Ioi Display Mode 1
0	0	38	0	0	1	1	1	0	0	0	Write Register for User ID	Write Register for User ID
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		A[7:0]]~J[7:0]: UserID [10 bytes]
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀		Remarks: A[7:0]~J[7:0] can be stored in
0	1		C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀	-	OTP
0	1		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	_	
0	1		E ₇	E ₆	E ₅	E ₄	E ₃	E ₂	E ₁	Eo		
0	1		F ₇	F ₆	F ₅	F ₄	F ₃	F ₂	F ₁	F ₀		
0	1		G ₇	G ₆	G ₅	G ₄	G ₃	G ₂	G ₁	G ₀	-	
0	1		H ₇	H ₆	H ₅	H ₄	H ₃	H ₂	H ₁	H ₀	-	
0	1		17	l ₆	15	14	l ₃	l ₂	l ₁	lo	-	
0	1		J_7	J ₆	J_5	J ₄	J ₃	J_2	J ₁	Jo		
0	0	39	0	0	1	1	1	0	0	1	OTP program mode	OTP program mode
0	1		0	0	0	0	0	0	A ₁	Ao		A[1:0] = 00: Normal Mode [POR] A[1:0] = 11: Internal generated OTP programming voltage
												Remark: User is required to EXACTLY follow the reference code sequences

WINSTAR Display 17/37 1.54 inch Series



CONTRACTOR OF THE PARTY OF THE	man	1000									1-	1_	
/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description	n
0	0	3C	0	0	1	1	1	1	0	0	Border Waveform Control		
0	1		A ₇	A ₆	A ₅	A ₄	0	A ₂	A ₁	Ao	1	A[7:0] = C0	h [POR], set VBD as HIZ.
			1051.055		20,000	KONSK-:	70.00	5.65	97,000				ect VBD option
												A[7:6]	Select VBD as
												00	GS Transition,
													Defined in A[2] and
													A[1:0]
												01	Fix Level,
													Defined in A[5:4]
												10	VCOM
												11[POR]	HiZ
													*
												A [5:4] Fix L	evel Setting for VBD
												A[5:4]	VBD level
												00	VSS
												01	VSH1
												10	VSL
												11	VSH2
													1
												A[2] GS Tra	ansition control
													GS Transition control
													Follow LUT
												1000	(Output VCOM @ RED)
													Follow LUT
												11	Ollow Lo I
												A [1:0] GS	Transition setting for VBD
												A[1:0]	VBD Transition
												00	LUT0
												01	LUT1
												10	LUT2
												11	LUT3
													LUIS
^	_	٥٦	0	0	-	-	4		4		E-10-6 (EODT)	0-4: 61	UT
0	0	3F	0	0	1	1	1	1	1	1	End Option (EOPT)	Option for L	
0	1		A ₇	A ₆	A5	A ₄	Аз	A ₂	A ₁	A ₀		A[7:0]= 02h	
													mal.
													irce output level keep
												pre	vious output before power off
_			_		_	_	^	_		5401	D IDAMO "	D	0 !!
0	0	41	0	1	0	0	0	0	0	1	Read RAM Option	Read RAM	
0	1		0	0	0	0	0	0	0	Ao		A[0]= 0 [PO	
U													AM corresponding to RAM0x24
U												i : Read RA	AM corresponding to RAM0x26
U					l				11			I .	
U													
		44	•						_		O-4 DAM V	0	
0	0	44	0	1	0	0	0	1	0	0	Set RAM X - address		start/end positions of the
	0 1	44	0	1 0	0 A ₅	0 A ₄	0 A ₃	1 A ₂	0 A ₁	0 A ₀	Set RAM X - address Start / End position	window add	Iress in the X direction by an
0		44	200		A ₅	A ₄	A ₃	A ₂	A ₁	A ₀			lress in the X direction by an
0	1	44	0	0	-	1		-				window add address uni	lress in the X direction by an it for RAM
0	1	44	0	0	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		window add address uni A[5:0]: XSA	Iress in the X direction by an it for RAM [5:0], XStart, POR = 00h
0	1	44	0	0	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		window add address uni A[5:0]: XSA	lress in the X direction by an it for RAM
0 0 0	1		0	0	A ₅	A ₄ B ₄	A ₃	A ₂	A ₁	A ₀	Start / End position	window add address uni A[5:0]: XSA B[5:0]: XEA	dress in the X direction by an it for RAM [5:0], XStart, POR = 00h [5:0], XEnd, POR = 15h
0 0 0	1 1 0	44	0	0 0	A ₅ B ₅	A ₄ B ₄	A ₃ B ₃	A ₂ B ₂	A ₁ B ₁	A ₀ B ₀	Start / End position Set Ram Y- address	window add address uni A[5:0]: XSA B[5:0]: XEA	Iress in the X direction by an it for RAM [5:0], XStart, POR = 00h [5:0], XEnd, POR = 15h start/end positions of the
0 0 0	0 1		0 0 0 A ₇	0 0 1 A ₆	A ₅ B ₅ 0 A ₅	A ₄ B ₄ 0 A ₄	A ₃ B ₃ 0 A ₃	A ₂ B ₂ 1 A ₂	A ₁ B ₁ 0 A ₁	A ₀ B ₀	Start / End position	window add address unit A[5:0]: XSA B[5:0]: XEA	Iress in the X direction by an it for RAM [5:0], XStart, POR = 00h [5:0], XEnd, POR = 15h start/end positions of the Iress in the Y direction by an
0 0 0 0	0 1 1		0 0 0 A ₇ 0	0 0 1 A ₆ 0	A ₅ B ₅ 0 A ₅ 0	A ₄ B ₄ 0 A ₄ 0	A ₃ B ₃ 0 A ₃ 0	A ₂ B ₂ 1 A ₂ 0	A ₁ B ₁ 0 A ₁ 0	A ₀ B ₀ 1 A ₀ A ₈	Start / End position Set Ram Y- address	window add address uni A[5:0]: XSA B[5:0]: XEA Specify the window add address uni	Iress in the X direction by an it for RAM [5:0], XStart, POR = 00h [5:0], XEnd, POR = 15h start/end positions of the dress in the Y direction by an it for RAM
0 0 0	0 1		0 0 0 A ₇	0 0 1 A ₆	A ₅ B ₅ 0 A ₅	A ₄ B ₄ 0 A ₄	A ₃ B ₃ 0 A ₃	A ₂ B ₂ 1 A ₂	A ₁ B ₁ 0 A ₁	A ₀ B ₀	Start / End position Set Ram Y- address	window add address uni A[5:0]: XSA B[5:0]: XEA Specify the window add address uni A[8:0]: YSA	Iress in the X direction by an it for RAM [5:0], XStart, POR = 00h [5:0], XEnd, POR = 15h start/end positions of the Iress in the Y direction by an

WINSTAR Display 18/37 1.54 inch Series



	man D/C#	_		D6	D5	D4	D3	D2	D1	D0	Command	Description	on		
0	0	46	0	1	0	0	0	1	1	0	Auto Write RED RAM for	Auto Write		M for Red	ular Patte
0	1		A ₇	A ₆	A ₅	A ₄	0	A ₂	A ₁	Ao	Regular Pattern	A[7:0] = 0		3	
	-									"		A 1771 TI			
												A[7]: The			
												A[6:4]: Step of alt			
												to Gate	EI KAIVI II	i i-uirecii	Jii accordi
												A[6:4]	Height	A[6:4]	Height
												000	8	100	128
												001	16	101	200
												010	32		200
												ii .	64	110 111	200
												011	04	111	200
												A[2:0]: Ste	n Midth		`
												Step of alt			
												to Source	.01 10 (141 11	i / aii ooti	on accord
												A[2:0]	Width	A[2:0]	Width
												000	8	100	128
												001	16	101	200
												010	32	110	200
												010	64	111	200
												UII	04	111	200
												BUSY pag	will outpu	ıt hiab du	rina
												operation.		at mgm uu	i ii ig
												Sporation.			
_															
)	0	47	0	1	0	0	0	1	1	1	Auto Write B/W RAM for	Auto Write	RW RAI	M for Real	ılar Patter
_	1		_	_	A ₅	A ₄	0	A ₂	A ₁	Ao	Regular Pattern	A[7:0] = 0		vi ioi rtogi	alai i attoi
)	1		A ₇	A ₆	A5	H4	U	A2	A1	A ₀		1,1,10,1	[]		
												A[7]: The	1st step va	alue, POR	2 = 0
												A[6:4]: Ste	ep Height,	POR= 00	0
												Step of alt	er RAM ir	Y-direction	on accordi
												to Gate			
												A[6:4]	Height	A[6:4]	Height
												000	8	100	128
												001	16	101	200
												010	32	110	200
												011	64	111	200
												A[2:0]: Ste			
									1				OF DARA in	V dirocti	
									1 1			Step of alt	ei RAW II	A-directi	on accordi
												to Source			
												to Source A[2:0]	Width	A[2:0]	Width
												to Source A[2:0] 000	Width 8	A[2:0]	Width 128
												to Source A[2:0]	Width	A[2:0]	Width
												to Source A[2:0] 000	Width 8	A[2:0]	Width 128
												to Source A[2:0] 000 001	Width 8 16	A[2:0] 100 101	Width 128 200
												to Source A[2:0] 000 001 010	Width 8 16 32	A[2:0] 100 101 110	Width 128 200 200
												to Source A[2:0] 000 001 010 011	Width 8 16 32 64	A[2:0] 100 101 110 111	Width 128 200 200
												to Source A[2:0] 000 001 010 011	Width 8 16 32 64	A[2:0] 100 101 110 111	Width 128 200 200 200
												to Source A[2:0] 000 001 010 011 During ophigh.	Width 8 16 32 64 eration, B	A[2:0] 100 101 110 111 USY pad	Width 128 200 200 200 200 will output
)	0	4E	0	1	0	0	1	1	1	0	Set RAM X address	to Source A[2:0] 000 001 010 011 During ophigh.	Width 8 16 32 64 eration, Bl	A[2:0] 100 101 110 111 USY pad	Width 128 200 200 200 will output
-	0	4E	0 0	1 0	0 As	0 A4	1 A3	1 A2	1 A1	0 Ao	Set RAM X address counter	to Source A[2:0] 000 001 010 011 During ophigh. Make initiaddress in	Width 8 16 32 64 eration, Bl	A[2:0] 100 101 110 111 USY pad	Width 128 200 200 200 will output
-		4E	_	_	_	-		-				to Source A[2:0] 000 001 010 011 During ophigh.	Width 8 16 32 64 eration, Bl	A[2:0] 100 101 110 111 USY pad	Width 128 200 200 200 will output
-		4E	_	_	_	-		-				to Source A[2:0] 000 001 010 011 During ophigh. Make initiaddress in	Width 8 16 32 64 eration, Bl	A[2:0] 100 101 110 111 USY pad	Width 128 200 200 200 will output
)	1		0	0	A ₅	A4	A ₃	A2	A ₁	Ao	counter	to Source A[2:0] 000 001 010 011 During ophigh. Make initiaddress ir A[5:0]: 00	Width 8 16 32 64 eration, Bl	A[2:0] 100 101 110 111 USY pad	Width 128 200 200 200 will output AM X er (AC)
)		4E 4F	_	_	_	-	_	-			counter Set RAM Y address	to Source A[2:0] 000 001 010 011 During ophigh. Make initiaddress ir A[5:0]: 00	Width 8 16 32 64 eration, Black all settings in the addring h [POR].	A[2:0] 100 101 110 111 USY pad	Width 128 200 200 200 will output AM X er (AC)
))	1		0	0	A ₅	A4	A ₃	A2	A ₁	Ao	counter	to Source A[2:0] 000 001 010 011 During ophigh. Make initiaddress in A[5:0]: 00	Width 8 16 32 64 eration, Black and settings on the addring he in the properties of the addring the a	A[2:0] 100 101 110 111 USY pad for the R ess count	Width 128 200 200 200 will output AM X er (AC)
0	0 1		0 0 A ₇	1 A ₆	0 A ₅	O A4	A ₃	A2 1 A2	1 A ₁	A ₀	counter Set RAM Y address	to Source A[2:0] 000 001 010 011 During ophigh. Make initiaddress ir A[5:0]: 00	Width 8 16 32 64 eration, Black and settings on the addring he in the properties of the addring the a	A[2:0] 100 101 110 111 USY pad for the R ess count	Width 128 200 200 200 will output AM X er (AC)
0	0		0	0	A ₅	A ₄	A ₃	A2	A ₁	A ₀	counter Set RAM Y address	to Source A[2:0] 000 001 010 011 During ophigh. Make initiaddress in A[5:0]: 00	Width 8 16 32 64 eration, Black and settings on the addring he in the properties of the addring the a	A[2:0] 100 101 110 111 USY pad for the R ess count	Width 128 200 200 200 will output AM X er (AC)
0	0 1 1	4F	0 A ₇ 0	1 A ₆ 0	0 As 0	0 A ₄ 0	A ₃ 1 A ₃ 0	A ₂ 1 A ₂ 0	1 A ₁ O	1 A ₀ A ₈	Set RAM Y address	to Source A[2:0] 000 001 010 011 During ophigh. Make initiaddress in A[5:0]: 00	Width 8 16 32 64 eration, Bi al settings in the addr h [POR].	A[2:0] 100 101 110 111 USY pad	Width 128 200 200 200 will output AM X er (AC)
0 0	0 1		0 0 A ₇	1 A ₆	0 A ₅	O A4	A ₃	A ₂	1 A ₁	A ₀	counter Set RAM Y address	to Source A[2:0] 000 001 010 011 During ophigh. Make initiaddress in A[5:0]: 00 Make initiaddress in A[8:0]: 00	Width 8 16 32 64 eration, Bin the addring high [POR]. al settings in the addring high [POR].	A[2:0] 100 101 110 111 USY pad v for the Ress count	Width 128 200 200 200 will output AM X er (AC) AM Y er (AC)
0 0 0 0 0 0	0 1 1	4F	0 A ₇ 0	1 A ₆ 0	0 As 0	0 A ₄ 0	A ₃ 1 A ₃ 0	A ₂ 1 A ₂ 0	1 A ₁ O	1 A ₀ A ₈	Set RAM Y address	to Source A[2:0] 000 001 010 011 During ophigh. Make initiaddress in A[5:0]: 00 This committee on the committee of the comm	Width 8 16 32 64 eration, Bin the addring high [POR]. al settings in the addring high [POR].	A[2:0] 100 101 110 111 USY pad v for the Ress count	Width 128 200 200 200 will output AM X er (AC)
0 0	0 1 1	4F	0 A ₇ 0	1 A ₆ 0	0 As 0	0 A ₄ 0	A ₃ 1 A ₃ 0	A ₂ 1 A ₂ 0	1 A ₁ O	1 A ₀ A ₈	Set RAM Y address	to Source A[2:0] 000 001 010 011 During ophigh. Make initiaddress in A[5:0]: 00 This commodule.	Width 8 16 32 64 eration, Black and settings on the addr h [POR]. all settings on the addr on [POR].	A[2:0] 100 101 110 111 USY pad v for the R ess count for the R ess count	Width 128 200 200 200 will output AM X er (AC) AM Y er (AC)
0	0 1 1	4F	0 A ₇ 0	1 A ₆ 0	0 As 0	0 A ₄ 0	A ₃ 1 A ₃ 0	A ₂ 1 A ₂ 0	1 A ₁ O	1 A ₀ A ₈	Set RAM Y address	to Source A[2:0] 000 001 010 011 During ophigh. Make initiaddress in A[5:0]: 00 This commodule. However	Width 8 16 32 64 eration, Black and settings on the addr (POR). all settings on the addr (POR). and settings on the addr (POR).	A[2:0] 100 101 110 111 USY pad visit for the Ress count a for the Ress count a feet to the respect to the respe	Width 128 200 200 200 will output AM X er (AC) AM Y er (AC)
)	0 1 1	4F	0 A ₇ 0	1 A ₆ 0	0 As 0	0 A ₄ 0	A ₃ 1 A ₃ 0	A ₂ 1 A ₂ 0	1 A ₁ O	1 A ₀ A ₈	Set RAM Y address	to Source A[2:0] 000 001 010 011 During ophigh. Make initiaddress in A[5:0]: 00 This commodule.	Width 8 16 32 64 eration, Black and settings on the addr (POR). all settings on the addr (POR). all settings on the addr (POR). all settings on the addr (POR).	A[2:0] 100 101 110 111 USY pad visit for the Ress count a for the Ress count a feet to the respect to the respe	Width 128 200 200 200 will output AM X er (AC) AM Y er (AC)

WINSTAR Display 19/37 1.54 inch Series



7. Electrical Characteristics

7-1. Absolute maximum rating

Parameter	Symbol	Rating	Unit
Logic supply voltage	VCI	-0.5 to +4.0	V
Logic Input voltage	VIN	-0.5 to VCI +0.5	V
Logic Output voltage	VOUT	-0.5 to VCI +0.5	V
Operating Temp range	TOPR	0 to +50	° C
Storage Temp range	TSTG	-25 to+70	° C
Optimal Storage Humidity	HSTGo	55±10	%RH

7-2. Panel DC Characteristics

The following specifications apply for: VSS=0V, VCI=3.0V, TOPR =23°C

Parameter	Symbol	Conditions	Applica ble pin	Min.	Тур.	Max	Units
Single ground	Vss	(=		(4)	0	(-)	V
Logic supply voltage	Vci	2	VCI	2.2	3.0	3.7	V
Core logic voltage	V _{DD}		VDD	1.7	1.8	1.9	V
High level input voltage	VIII	i -		0.8 V _{C1}		S-3	V
Low level input voltage	V _{IL}	8	1425	- ST	21	0.2 Va	V
High level output voltage	Von	IOH = - 100uA	-	0.9 VCI	-	1170	V
Low level output voltage	Vol	IOL = 100uA		:= :	381	0.1 Va	V
Typical power	P _{TYP}	Va=3.0V	-	20	4.5	122	mW
Deep sleep mode	P _{STPY}	V _{CI} =3.0 V	-	-	0.003	100	mW
Typical operating current	Iopr_V _{CI}	Va=3.0V	(p*)	(#)	1.5	19 7 02	mA
Full update time	-	25 °C	-	8 2 7	2	123	sec
Fast update time	-	25 °C		- S-	1.5	(S)	sec
Partial update time	·*	25 °C		(8)	0.26	19 4 .0	sec
Sleep mode current	Islp_Va	DC/DC off No clock No input load Ram data retain	-		20		uA
Deep sleep mode current	Idslp_Va	DC/DC off No clock No input load Ram data not retain	-	2	1	5	uA

Notes:

- 1) Refresh time: the time it takes for the whole process from the screen change to the screen stabilization.
- 2) The difference between different refresh methods:

Full refresh: The screen will flicker several times during the refresh process;

WINSTAR Display 20/37 1.54 inch Series



Fast Refresh: The screen will flash once during the refresh process;

Partial refresh: The screen does not flicker during the refresh process.

Note: During the fast refresh or partial refresh of the electronic paper, it is recommended to add a full-screen refresh after 5 consecutive operations to reduce the accumulation of afterimages on the screen.

The Typical power consumption is measured with following pattern transition: from horizontal 2 gray scale pattern to vertical 2 gray scale pattern. (Note 7-1) The standby power is the consumed power when the panel controller is in standby mode. The listed electrical/optical characteristics are only guaranteed under the controller & waveform provided by WINSTAR DISPLAY Vcom is recommended to be set in the range of assigned value \pm 0.1V.

Note 7-1 The Typical power consumption



7-3. Panel AC Characteristics

7-3-1. MCU Interface

7-3-1-1. MCU Interface selection

The module can support 3-wire/4-wire serial peripheral. MCU interface is pin selectable by BS1 shown in Table 7-1.

	Pin Name								
MCU Interface	BS1	RES#	CS#	D/C#	SCL	SDA			
4-wire serial peripheral interface (SPI)	L	RES#	CS#	DC#	SCL	SDA			
3-wire serial peripheral interface (SPI) – 9 bits SPI	Н	RES#	CS#	L	SCL	SDA			

Table 7-1: Interface pins assignment under different MCU interface

Note:(1) L is connected to VSS and H is connected to VDDIO

7-3-1-2. MCU Serial Interface (4-wire SPI)

The 4-wire SPI consists of serial clock SCL, serial data SDA, D/C# and CS#. The control pins status in 4-wire SPI in writing command/data is shown in Table 6-2 and the write procedure 4-wire SPI is shown in Table 7-2

Function	SCL pin	SDA pin	D/C# pin	CS# pin
Write command	1	Command bit	L	L
Write data	1	Data bit	Н	L

Table 7-2: Control pins status of 4-wire SPI

WINSTAR Display 21/37 1.54 inch Series

1.54 inch Series



Note:

- (1) L is connected to VSS and H is connected to VDDIO
- (2) ↑ stands for rising edge of signal
- (3) SDA (Write Mode) is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... D0. The level of D/C# should be kept over the whole byte. The data byte in the shift register is written to the Graphic Display Data RAM (RAM)/Data Byte register or command Byte register according to D/C# pin.




Figure 7-1: Write procedure in 4-wire SPI mode

In the read operation (Command 0x1B, 0x27, 0x2D, 0x2E, 0x2F, 0x35). After CS# is pulled low, the first byte sent is command byte, D/C# is pulled low. After command byte sent, the following byte(s) read are data byte(s), so D/C# bit is then pulled high. An 8-bit data will be shifted out on every clock falling edge. The serial data SDA bit shifting sequence is D7, D6, to D0 bit. Figure 6-2 shows the read procedure in 4-wire SPI.




Figure 7-2: Read procedure in 4-wire SPI mode

WINSTAR Display 22/37



7-3-1-3. MCU Serial Peripheral Interface (3-wire SPI)

The 3-wire SPI consists of serial clock SCL, serial data SDA and CS#. The operation is similar to 4-wire SPI while D/C# pin is not used and it must be tied to LOW. The control pins status in 3-wire SPI is shown in Table 7-3.

In the write operation, a 9-bit data will be shifted into the shift register on every clock rising edge. The bit shifting sequence is D/C# bit, D7 bit, D6 bit to D0 bit. The first bit is D/C# bit which determines the following byte is command or data. When D/C# bit is 0, the following byte is command. When D/C# bit is 1, the following byte is data. Table 6-3 shows the write procedure in 3-wire SPI

Function	SCL pin	SDA pin	D/C# pin	CS# pin
Write command	1	Command bit	Tie LOW	L
Write data	1	Data bit	Tie LOW	L

Table 7-3: Control pins status of 3-wire SPI

Note:

- (1) L is connected to VSS and H is connected to VDDIO
- (2) ↑ stands for rising edge of signal




Figure 7-3: Write procedure in 3-wire SPI

WINSTAR Display 23/37 1.54 inch Series



In the read operation (Register 0x1B, 0x27, 0x2D, 0x2E, 0x2F, 0x35). SDA data are transferred in the unit of 9 bits. After CS# pull low, the first byte is command byte, the D/C# bit is as 0 and following with the register byte. After command byte send, the following byte(s) are data byte(s), with D/C# bit is 1. After D/C# bit sending from MCU, an 8-bit data will be shifted out on every clock falling edge. The serial data SDA bit shifting sequence is D7, D6, to D0 bit. Figure 7-4 shows the read procedure in 3-wire SPI.




Figure 7-4: Read procedure in 3-wire SPI mode

7-3-2. Serial Peripheral Interface

Write mode

Symbol	Parameter	Min	Тур	Max	Unit
f _{SCL}	SCL frequency (Write Mode)	1.5	1.5	20	MHz
tcssu	Time CS# has to be low before the first rising edge of SCLK	60	-	-	ns
tcshld	Time CS# has to remain low after the last falling edge of SCLK	65	12	12	ns
tcsнigh	Time CS# has to remain high between two transfers	100	-	-	ns
tschiigh	Part of the clock period where SCL has to remain high	25	-	-2	ns
tscllow	Part of the clock period where SCL has to remain low	25		=	ns
tsisu	Time SI (SDA Write Mode) has to be stable before the next rising edge of SCL	10	-	+	ns
tsiHLD	Time SI (SDA Write Mode) has to remain stable after the rising edge of SCL	40	123	20	ns

Read mode

Symbol	Parameter	Min	Тур	Max	Unit
f _{SCL}	SCL frequency (Read Mode)	-	_	2.5	MHz
tcssu	Time CS# has to be low before the first rising edge of SCLK	100	-	-	ns
tcshld	Time CS# has to remain low after the last falling edge of SCLK	50	-	-	ns
tcsнigh	Time CS# has to remain high between two transfers	250	-		ns
tsclnigh	Part of the clock period where SCL has to remain high	180	2	2	ns
tscllow	Part of the clock period where SCL has to remain low	180	-	-	ns
tsosu	Time SO(SDA Read Mode) will be stable before the next rising edge of SCL		50	-	ns
tsohld	Time SO (SDA Read Mode) will remain stable after the falling edge of SCL	j.	0	8	ns

Note: All timings are based on 20% to 80% of VDDIO-VSS

WINSTAR Display 24/37 1.54 inch Series






Table 7-4: Serial Peripheral Interface Timing Characteristics


Figure 7-5: SPI timing diagram

WINSTAR Display 25/37 1.54 inch Series




8. Operation Flow and Code Sequence

8-1. General operation flow to drive display panel





9. Reference Circuit



Part Name	Requirements for spare part
C1—C12	0603/0805; X5R/X7R;Voltage Rating:≥25V
R1、R2	0603/0805;1% variation,≥0.05W
D1—D3	MBR0530: 1)Reverse DC Voltage≥30V 2)Io≥500mA
3)Forward voltage ≤430mV	
01	Si1308EDL:1)Drain-Source breakdown voltage≥30V
Q1	2)Vgs(th)≤1.5V 3)Rds(on)≤400mΩ
L1	refer to NR3015: Io=500mA(max)
P1	24pins,0.5mm pitch

WINSTAR Display 27/37 1.54 inch Series



10. Matched Development Kit

Our Development Kit designed for SPI E-paper Display aims to help users to learn how to use E-paper Display more easily. It can refresh black-white E-paper Display, three-color (black, white and red/Yellow) E-paper Display and four-color(black, white, red and yellow) WINSTAR Display 's E-paper Display. And it is also added the functions of USB serial port, FLASH c hip, font chip, current detection ect.

Development Kit consists of the development board and the pinboard.

Supported development platforms include STM32, ESP32, ESP8266, Arduino UNO, etc.

WINSTAR Display 28/37 1.54 inch Series



11. Reliability test

NO	Test items	Test condition
1	Low-Temperature Storage	T = -25°C, 240 h Test in white pattern
2	High-Temperature Storage	T=70°C, RH=40%, 240h Test in white pattern
3	High-Temperature Operation	T=50°C, RH=35%, 240h
4	Low-Temperature Operation	0°С, 240h
5	High-Temperature, High-Humidity Operation	T=40°C, RH=80%, 240h
6	High Temperature, High Humidity Storage	T=50°C, RH=80%, 240h Test in white pattern
7	Temperature Cycle	1 cycle:[-25° C 30min]→[+70 ° C 30 min] : 50 cycles Test in white pattern
8	UV exposure Resistance	765W/m² for 168hrs,40 °C Test in white pattern
9	ESD Gun	Air+/-15KV;Contact+/-8KV (Test finished product shell, not display only) Air+/-8KV;Contact+/-6KV (Naked EPD display, no including IC and FPC area) Air+/-4KV;Contact+/-2KV (Naked EPD display, including IC and FPC area)


Note: Put in normal temperature for 1hour after test finished, display performance is ok.

WINSTAR Display 29/37 1.54 inch Series



12. Typical Operating Sequence

12.1 Normal Operation Flow






13.Inspection method and condition

13.1 Inspection condition

Item	Condition
Illuminance	≥1000 lux
Temperature	22℃±3℃
Humidity	45-65 % RoHS
Distance	≥30cm
Angle	±45°
Inspection method	By eyes




13.2 Display area

13.2.1 Zone definition:

A Zone: Active area B Zone: Border zone

C Zone: From B zone edge to panel edge





13.3 General inspection standards for products

13.3.1 Appearance inspection standard

Inspec	tion item	Fi	gure	A zone inspection standard	B/C zone	Inspection method	MAJ/ MIN
Spot defects	Spot defects such as dot, foreign matter, air bubble, and dent etc.	Diameter D=(L+W)/2 (L-length, W-width) Measuring method shown in the figure below D=(L+W)/2	A spec module The distance between the two spots should not be less than 10mm	7.5"-13.3"Module (Not include 7.5"): D>1mm N=0 0.5 <d≤0.8 (not="" 0.8<d≤1="" 4.2"):="" 4.2"-7.5"module="" d="" d≤0.5="" ignore="" include="" n≤2="" n≤4="">0.5 N=0 0.4<d≤0.5 0.25<d≤0.4="" 4.2":="" below="" d="" d≤0.25="" ignore="" module="" n≤2="" n≤4="">0.5 N=0 0.4<d≤0.5 0.1mm<d≤0.25="" 0.25<d≤0.4="" cm²<="" d≤0.25="" ignore="" n≤1="" n≤3="" n≤4="" td=""><td>Foreign matter D≤1mm Pass</td><td>Check by eyes Film gauge</td><td>MIN</td></d≤0.5></d≤0.5></d≤0.8>	Foreign matter D≤1mm Pass	Check by eyes Film gauge	MIN
		Major axis D2	B spec module The distance between the two spots should not be less than 5mm (Outside the AA area, ignore if not serious when checking by eyes)	No affect on display			

Insp	ection item	F	igure	A zone inspection standard	B/C zone	Inspection method	MA J/ MI N
Line defects	Line defects such as scratch, hair etc.	L-Length, W-Width, (W/L)<1/4 Judged by line, (W/L)≥1/4 Judged by dot	A spec module The distance between the two lines should not be less than 5mm B spec module The distance between the two lines should not be less than 5mm (Outside the AA area, ignore if not serious when checking by eyes)	7.5"-13.3"Module (Not include 7.5"): L>10mm,N=0 W>0.8mm, N=0 5mm≤L≤10mm, 0.5mm≤W≤0.8mm N≤2 L≤5mm, W≤0.5mm Ignore 4.2"-7.5"Module (Not include 4.2"): L>8mm,N=0 W>0.2mm, N=0 2mm≤L≤8mm, 0.1mm≤W≤0.2mm N≤4 L≤2mm, W≤0.1mm Ignore Module below 4.2": L>5mm,N=0 W>0.2mm, N=0 2mm≤L≤5mm, 0.1mm≤W≤0.2mm N≤4 L≤2mm, W≤0.1mm Ignore	Ignore	Check by eyes Film gauge	MIN

WINSTAR Display 32/37 1.54 inch Series



Inspect	ion item	Figure	Inspection standard	Inspection method	MA J/ MIN
Panel chipping and crack defects	TFT panel chipping	X the length, Y the width, Z the chipping height, T the thickness of the panel	Chipping at the edge: Module over 7.5" (Include 7.5"): X≤ 6mm,Y≤1mm Z≤T N=3 Allowed Module below 7.5"(Not include 7.5"): X≤ 3mm,Y≤1mm Z≤T N=3 Allowed Chipping on the corner: IC sideX≤2mm Y≤2mm, Non-IC sideX≤1mm Y≤1mm . Allowed Note: 1、 Chipping should not damage the edge wiring. If it does not affect the display, allowed The size of the chipping is larger than the above conditions but the display is normal, it can be taken as the B spec.	Check by eyes. Film gauge	MIN
	Crack	玻璃裂紋	Crack at any zone of glass, Not allowed	Check by eyes. Film gauge	MIN
	Burr edge	†	No exceed the positive and negative deviation of the outline dimensions $X+Y \le 0.2 mm$ Allowed	Calliper	MIN
	Curl of panel	Curl height	Curl height H≤Total panel length 1% Allowed	Check by eyes	MIN

Remarks: The total number of defects in a single piece of A-spec glass is not allowed to exceed 4.

	Remarks. The voter number of defects in a single proce of it spec glass is not differed to exceed it				
Inspec	tion item	Figure	Inspection standard	Inspecti on method	MAJ / MIN
PS defect	Water proof film		Waterproof film damage, wrinkled, open edge, not allowed Exceeding the edge of module(according to the lamination drawing) Not allowed Edge warped exceeds height of technical file, not allowed	Check by eyes	MIN
RTV defect	Adhesive effect		Adhesive height exceeds the display surface, not allowed 1 .Overflow, exceeds the panel side edge, affecting the size, not allowed 2 .No adhesive at panel edge≤1mm, mo exposure of wiring, allowed 3. No adhesive at edge and corner1*1mm, no exposure of wiring, allowed Protection adhesive, coverage width within W≤1.5mm, no break of adhesive, allowed	Check by eyes	MIN
	Adhesive re-fill		Dispensing is uniform, without obvious concave and breaking, bubbling and swell, not higher than the upper surface of the PS, and the diameter of the adhesive re-filling is not more than 8mm, allowed	Check by eyes	MIN
EC defect	Adhesive bubble	防水胶涂布区 封边胶边缘 PS边缘 防水胶涂布区 Border外缘(PPL边缘)	 Effective edge sealing area of hot melt products ≥1/2 edge sealing area; Bubble a+b/2≥1/2 effective width, N≤3, spacing≥5mm, allowed No exposure of wiring, allowed 	Check by eyes	MIN

WINSTAR Display 33/37 1.54 inch Series



Inspecti	ion item	Figure	Inspection standard	Inspection method	MAJ/ MIN
EC defect	Adhesive effect		1.Overflow, exceeds the panel side edge, affecting the size, not allowed 2.No adhesive at panel edge≤1mm, mo exposure of wiring, allowed 3.No adhesive at edge and corner 1*1mm, no exposure of wiring, allowed 4. Adhesive height exceeds the display surface, not allowed	Visual, caliper	MIN
Silver dot adhesive defect	Silver dot adhesive		1. Single silver dot dispensing amount ≥1mm, allowed 2. One of the double silver dot dispensing amount is ≥1mm and the other has adhesive (no reference to 1mm) Allowed	Visual	MIN
defect			Silver dot dispensing residue on the panel ≤0.2mm, allowed	Film gauge	MIN
	FPC wiring		FPC, TCP damage / gold finger peroxidation, adhesive residue, not allowed	Visual	MIJ
FPC defect	FPC golden finger		The height of burr edge of TCP punching surface ≥ 0.4mm, not allowed	Caliper	MIN
	FPC damage/cr ease		Damage and breaking, not allowed Crease does not affect the electrical performance display, allowed	Check by eyes	MIN

Inspection	on item	Figure	Inspection standard	Inspection method	MAJ/ MIN
Protective Protective		Scratch and crease on the surface but no affe	ct to protection function, allowed	Check by eyes	MIN
film defect	film	Adhesive at edge L≤5mm, W≤0.5mm, N=	2, no entering into viewing area	Check by eyes	MIN
Stain defect	Stain	If stain can be normally wiped clean by > 99	in can be normally wiped clean by > 99% alcohol, allowed		MIN
Pull tab defect	Pull tab	The position and direction meet the documer film can be pulled off.	nt requirements, and ensure that the protective	Check by eyes/ Manual pulling	MIN
Shading tape defect	Shading tape	Tilt≤10°, flat without warping, completely covering the IC.		Check by eyes/ Film gauge	MIN
Stiffener	Stiffener	Flat without warping, Exceeding the left and Left and right can be less than 0.5mm from F		Check by eyes	MIN
Label	Label/ Spraying code	The content meets the requirements of the we requirements of the technical documents.	eets the requirements of the work sheet. The attaching position meets the f the technical documents.		MIN

Remarks: The definition of other appearance B spec products, no affect to the display, and no entering into the viewing area.

WINSTAR Display 34/37 1.54 inch Series



14. Handling, Safety and Environmental Requirements

WARNING

The display glass may break when it is dropped or bumped on a hard surface. Handle with care.

Should the display break, do not touch the electrophoretic material. In case of contact with electrophoretic material, wash with water and soap.

CAUTION

The display module should not be exposed to harmful gases, such as acid and alkali gases, which corrode electronic components.

Disassembling the display module can cause permanent damage and invalidate the warranty agreements.

Observe general precautions that are common to handling delicate electronic components. The glass can break and front surfaces can easily be damaged. Moreover the display is sensitive to static electricity and other rough environmental conditions.

Data sheet status	S
the display is sensitive to static electricity and other	rough environmental conditions.

Limiting values

Product specification | The data sheet contains final product specifications.

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134).

Stress above one or more of the limiting values may cause permanent damage to the device.

These are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and dose not form part of the specification.

	Product Environmental certification	
RoHS		

WINSTAR Display 35/37 1.54 inch Series



15. Packaging

TBD



16. Precautions

- (1) Do not apply pressure to the EPD panel in order to prevent damaging it.
- (2) Do not connect or disconnect the interface connector while the EPD panel is in operation.
- (3) Do not touch IC bonding area. It may scratch TFT lead or damage IC function.
- (4) Please be mindful of moisture to avoid its penetration into the EPD panel, which may cause damage during operation.
- (5) High temperature, high humidity, sunlight or fluorescent light may degrade the EPD panel's performance. Please do not expose the unprotected EPD panel to high temperature, high humidity, sunlight, or fluorescent for long periods of time.

WINSTAR Display 37/37 1.54 inch Series